Abstract-One of the main challenges of voltage source converter based HVDC systems is DC faults. In this paper, two different modified half-bridge modular multilevel converter topologies are proposed. The proposed converters offer a fault tolerant against the most severe pole-to-pole DC faults. The converter comprises three switches or two switches and 4 diodes in each cell, which can result in less cost and losses compared to the full-bridge modular multilevel converter. Converter structure and controls are presented including the converter modulation and capacitors balancing. MATLAB/SIMULINK simulations are carried out to verify converter operation in normal and faulty conditions.
I. INTRODUCTION Nowadays, voltage source converter high voltage DC (VSC-HVDC) transmission system is a best candidate to meet DC electrical network developments and challenges due to its operational flexibility, such as provision of voltage to AC networks; operates independent of AC network strength, therefore suitable for connection of weak AC networks such as offshore wind farms [1] [2] . Also it is suitable for multi-terminal HVDC network realization as active power reversal is achieved without change of DC link voltage polarity. A VSC-HVDC is resilient to AC side faults (no risk of commutation failure as with line commutating HVDC systems). However, vulnerability to DC side faults and absence of reliable DC circuit breakers capable of operating at high voltage restrict their application to point-to-point connection.
Currently there are two established approaches for the VSC-HVDC system construction namely, standard two-level converters and multilevel converters. The voltage source multilevel converters are classified as diode clamped, flying capacitor, cascaded (with isolated DC sources) and modular converters.
Modular multilevel converter (MMC) is an attractive alternative to conventional multilevel converters in medium/high voltage applications [3] [4] [5] . It provides a viable approach to construct a reliable and cost effective AC voltage with increased number of levels. It can potentially operate continuously under unbalanced conditions, capable of surviving symmetrical and asymmetrical AC faults without increasing the risk of system collapse and some topologies have DC fault management capability. As all VSCs it can independently control, active and reactive AC power and readily rides through AC disturbances. The most attractive feature is the modularity, since same basic modules are used in all projects, whereas only the number of module differs. However, this approach suffers from some drawbacks such as the need to manage the charge balance of the cell capacitors, and large number of switches (almost double). Also, the MMC cell capacitors experience the fundamental frequency current and must have high capacitances to limit cell voltage excursions. There are two approaches to assist VSC-HVDC transmission systems to ride-through DC side faults. The first approach is to use a fast acting DC circuit breaker, with considerably high let-through current to tolerate the high DC fault discharge current that may flow in the DC side. This breaker must be capable of operating at high voltage and isolates temporary or permanent DC faults, plus have a relatively high current breaking capacity. The development of fast DC circuit breaker is in early stages. A prototype of 80-kV DC circuit breaker with DC current breaking capacity of 9 kA within 2ms has been proposed [6] . However, this proposal is inadequate, as the operating voltage of today VSC-HVDC transmission systems reaches 640 kV pole to pole with power handling capability of 1 GW. The second approach is to use the converter stations with DC fault reverse blocking capability [7] . Each converter station must be able to block current flow between the AC and DC sides during a DC fault. Several converter topologies with this inherent feature have been proposed, including a full-bridge modular multilevel converter, an alternative arm modular multilevel converter, and a hybrid multilevel converter with ac-side cascaded full-bridge cells. However, the drawback is that a full-bridge converter has to be embedded in any of the above topologies to block the current. Full-bridge converter will not only add complexity and higher losses but also higher footprint and cost.
In this paper, two different modified half-bridge MMC topologies are proposed. In normal operating mode, the modified MMC is working like the conventional half bridge converter. During faults, the gate drive signals are inhibited and the converter cells are blocked. The current from the AC to DC side is zero thanks to the proposed topologies. The modified converter Modified Half-bridge Modular Multilevel Converter for HVDC Systems with DC Fault Ride-Through Capability has excellent DC fault-ride through capability like full-bridge MMC. The converter structure, control and operation are presented. A simulation study is carried out using MATLAB/SIMULINK to validate the proposed converter during normal and fault conditions.
II. PROPOSED MULTILEVEL CONVERTER Modular multilevel converter is an alternative to conventional multilevel converters in medium/high voltage applications. Currently there are two main configurations, namely half-bridge and full-bridge modular converters. The converter leg consists of positive and negative arms. Each arm comprises a series chain of n-cells. Each sub module (cell) includes one capacitor, which will store energy for the converter instead of the conventional DC-link capacitor and several switches and diodes. Also there are interfacing inductors, which are used to limit the circulating current due to the imbalance voltage of the converter cells during the switching process. The arm inductor selecting is a crucial parameter MMC design. The criteria for designing the arm inductor are to suppress the circulating current including 2 nd order harmonics, limit the fault current during DC faults and avoid the converter arm resonance between the arm inductor and cell capacitance. The arm inductor is typically selected within a range of 10to 15% to achieve the above criteria. This circulating current includes a second order harmonic component which not only deforms the arm currents, but also increase the sub module voltage ripples. The proposed topologies of one phase MMC for n+1 levels are shown in Fig 1. The two proposed topologies are different in the module structure.
The AC current of the converter is:
where i P and i N are the current flowing through the positive and negative arms respectively. For maximum utilisation of the MMC, capacitor voltage of each module V C is:
where n is the number of cells per arm. The DC-link voltage equals:
where V P and V N are the maximum voltage sum of all the cascaded cells (2n) in positive and negative arms respectively. The instantaneous values of the sum of all cell voltages in upper and lower arm are V p (t), and V N (t) respectively, so the voltage inserted by the phase k for the upper and lower arms are:
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where ( ) P m t , and ( ) N m t are the upper and lower arm modulation indexes. They are determined by the number of cells inserted using the control circuit. By using KVL, the system dynamic equation is
The cell capacitor design is significant, as the cell capacitor of MMC is carrying the load current and it represents the storage element for the converter instead of the DC-link capacitors.
There is always a trade-off between cell voltage ripple requirements and capacitor size. The cell capacitor is typically selected so the cell ripple voltage is kept within a range of 10%. In order to achieve the above ripple limits, the energy stored in a module should be in the range of E module =30-40 kJ/MVA (where MVA refers to the total converter rating) [8] . A. Topology 1 Each module consists of one IGBT packs (IGBT plus freewheeling diode), IGBT switch, four diodes and a capacitor. The two switches are operated exactly like one leg of a 2-level half bridge converter. When one of the switches is fired ON the other switch will be OFF and vice versa. The operation of the modified half-bridge module is shown in the 
A. Topology 2
In this topology, each module is consisted of three IGBT packs (IGBT plus freewheeling diode) and a capacitor. Here, a module like topology 1 has the capability to block the current flowing from the AC to the DC side during DC faults. However, the additional switch increases the semiconductor losses. Additional disadvantage is the converter station increases footprint. The operation of the modified half-bridge module is shown in Table I during the cell ON and OFF states with different current direction.
III. CONVERTER MODULATION All modulation schemes aim to create a link, which has the same fundamental voltage-second average as a target reference waveform at any instant. The major difficulty with the different used techniques is those output signals contain unwanted harmonic components, which should be minimized.
Hence, for any common modulation techniques such as pulse width modulation (PWM) scheme, a primary objective is to calculate the duty cycles for the converter switches that create the desired low frequency target voltage or current output.
The secondary objective is to determine the most effective way of arranging the switching processes to minimize unwanted harmonic distortion, switching losses, and equal switch utilisation. Staircase (square wave) modulation is the most preferable technique for low switching frequency modular multilevel converter. Staircase (fundamental frequency) modulation methods can be classified to multilevel selective harmonic elimination and the nearest level modulation (NLM) [9] [10] [11] [12] [13] [14] [15] . In selective harmonic elimination methods, switching angles are computed offline and stored in lookup tables, which are then interpolated according to the operating condition. This will required a large memory to save the calculated angles at different modulation index. With high number of voltage levels, this method is impractical due to the increase of switching angles, complexity in the numerical algorithm and slow dynamic response. With very high number of voltage levels, the NLM approximates the voltage reference to the closest voltage level of the converter. Since the number of sub modules, hence the number of voltage levels, increase for HVDC applications, the NLM is the most reasonable modulation technique.
+ve current -ve current +ve current -ve current The NLM method is considerably simpler to implement since it on-line compares a reference sine waveform with available square wave (staircase) waveform and switches the available cells appropriately. Equation (7) is used to know the required number of cells to achieve the desired voltage.
( )
where, N on , N off are the number of the ON and OFF cells respectively.
Different cell capacitor voltage balancing schemes have been investigated for multilevel converters. There are three main approaches: using an auxiliary balancing circuit, DC offset addition and switching state redundancy. Redundancy of the switching states is used to maintain the capacitor voltage balancing [16] [17] . This method is the common reasonable practical strategy for MMC capacitor voltage balancing. Phase voltage redundant states, phase current polarity and knowledge of the capacitor voltages are required to balance the cell capacitors. Based on the capacitor voltage magnitudes and arm current direction, the capacitor voltage balancing algorithm is developed by sorting the upper and lower capacitors according to their voltages and identifies capacitors with maximum and minimum voltages. This balancing technique can be generalized to n+1 level but it is worth noting that the increasing of the number of level will not only increase the number of measurements (6n capacitor voltages) but also the complexity of the balancing algorithm. Also, the power switches are not equally utilized and with different switching frequency.
IV. COMPARISON
A comparison between the existing MMC (half and full bridge) and the proposed converter is carried out in this section as shown in Table II The comparison is done under same circuit rated conditions for the different converter topologies. It can be seen that the proposed converter with the two different topologies has more switches or diodes than the half bridge MMC (more losses) but less than the full bridge MMC (less cost). The proposed converter is resilience to DC faults as full bridge MMC. In addition, the proposed converter maintains the modularity feature and the extra power electronics devices are clamped to the cell capacitor voltage not such as alternative arm modular multilevel converter, and a hybrid multilevel converter with ac-side cascaded full-bridge cells.
V. SIMULATION RESULTS
A case study of 35kV, 20 MVA, 21-level MMC based VSC-HVDC is being considered as interconnection between AC system and DC network as shown in Fig. 2a . For simplicity of the analysis and focus on the response of MMC, the DC link voltage is assumed constant (using DC battery), and in real hardware implementation this can be achieved by using another VSC based converter station at the other terminal. The proposed system parameters are shown in Table III . The proposed MMC VSC-HVDC system control structure consists of three control loops. The outer control loop is the active power and reactive power (AC voltage) controller. The second control loop (current controller) regulates the active and reactive current components over the full operating range. The inner control layer represents the modulator and capacitor voltage balancing mechanism that generates the gating signals. Fig. 2b shows the system control block diagram for the MMC converter. 
A. Steady state and reversal power operation
To demonstrate reversal active power operation of the proposed MMC VSC-HVDC system, MMC converter is commanded to import power from the grid (rectifier mode) at rated active power (20 MW). At time 1s it is commanded to reverse the active power flow in order to export 20 MW into grid (inverter mode), at 10 pu/s. Fig. 3a shows converter active and reactive power exchange with the grid. The converter is able to adjust its active power exchange with the grid with good dynamic response. Fig.  3b shows the 40 cell capacitor voltages of phase 'a', which demonstrates that the voltage stresses across the Half-bridge cell capacitors of MMC converter are controlled to the desired set point during the entire period. The three phase AC converter currents are presented in Fig. 3c . It presents high quality current without AC filters installed with low THD due to the high number of levels. 
B. AC network fault
To show the AC fault ride-through capability of the proposed MMC VSC-HVDC system, the test network is subjected to a three-phase fault to ground at the location shown in Fig. 4a . The active power command of the MMC is reduced in proportion to the reduction in the AC voltage magnitude during the fault. This is to minimize the DC link voltage rise because of the trapped energy in the DC side, since power cannot be transferred as the voltage collapses. Fig. 4 displays the results when the test network injects (inverter mode) 0.5 pu (10 MW) into the grid while the system is subjected to a three-phase fault at 0.5s. Fig. 4a shows the converter active and reactive powers exchange with the grid. The MMC converter reduces the injected power to zero as the grid voltage (Fig. 4b) collapses. Fig. 4c shows the voltages across 40 cell capacitors of the MMC converter phase 'a' before and during the fault. It shows that the Half-bridge cell voltage stresses are controlled as the system rides through the AC side fault. The simulation results confirm the capability of the proposed converter to operate in AC faulty networks, independent of its operating point and fault duration. 
C. DC network fault
The proposed system is subjected to a solid pole-to-pole DC side fault at the location indicated in Fig. 2a at 2s . During the DC side fault period, inhibiting all converter gate signals to block the converter cells (maintain the capacitor voltages), and due to the existing of embedded diodes, the AC grid current will be blocked to feed the DC side fault until the circuit breaker opens the circuit. Fig. 5a shows the converter active and reactive powers exchange with the grid. It is obvious that the converter changes from inverter to rectifier mode due to the fault. The system is totally controlled as the cells are blocked. Fig. 5b shows the three phase AC grid waveform voltages before and during the fault. The AC voltages are not affected by the DC faults. The three phase current waveforms are shown in Fig. 5c and thanks to the proposed topology; the current is blocked between the AC and DC sides during the DC fault. 
